

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54

CHRP™ VGA Display Device Binding

to:

IEEE 1275-1994

Standard for Boot

(Initialization, Configuration)

Firmware

Revision: 1.0 Unapproved DRAFT

Date: May 6, 1996

Table of Contents

1		
2		
3		
4		
5		
6		
7		
8		
9	1. Purpose of this Device Binding	3
10	2. Revision History	3
11	3. References.	3
12	4. Definition of Terms.	3
13	5. Device Characteristics (Informative)	3
14	6. Device-specific Configuration Variables	4
15	7. Device Nodes	4
16	7.1 Properties	4
17	7.1.1 Open Firmware-defined Properties for Device Nodes.	4
18	7.1.2 Device-specific Properties for Device Nodes	5
19	7.2 Methods.	5
20	7.2.1 Open Firmware-defined Methods for Device Nodes.	5
21	7.2.1.1 Device Arguments for “Open” Method	5
22	7.2.2 Device-specific Methods for Device Nodes	5
23	8. User Interface Commands.	5
24	8.1 Open Firmware-defined User Interface Commands.	5
25	8.2 Device-specific User Interface Commands	5
26	9. Device State	5
27	9.1 Device State When Client is Started.	5
28	9.2 Device State Required When Client Calls Open Firmware	5
29	10. Other Commentary	6
30		
31		
32		
33		
34		
35		
36		
37		
38		
39		
40		
41		
42		
43		
44		
45		
46		
47		
48		
49		
50		
51		
52		
53		
54		

1 **1. Purpose of this Device Binding**

2 This document specifies the application of Open Firmware to PowerPC Common Hardware Reference Platform
3 (CHRP™) VGA devices, including device-specific requirements and practices for initialization, properties, and
4 methods.
5

6 **2. Revision History**

7
8 Revision 1.0 Unapproved DRAFT May 6, 1996 Initial revision. Jordan Brown, Sunsoft and John Kingman,
9 IBM editors
10

11 **3. References**

12 This Open Firmware System binding standard *shall* be used in conjunction with the following publications.
13 When the following standards are superseded by an approved revision, the revision *shall* apply.
14

15 [1] *IEEE Std 1275-1994 Standard for Boot (Initialization, Configuration) Firmware, Core Practices and*
16 *Requirements.*
17

18 [2] *Core Errata, IEEE P1275.7/D4.*
19

20 [3] *PCI Bus binding to: IEEE Std 1275-1994, Standard for Boot (Initialization, Configuration) Firmware*
21 *Version 1.7.*
22

23 [4] *PowerPC Microprocessor Common Hardware Reference Platform: I/O Device Reference.* This document
24 describes the PowerPC Common Hardware Reference Platform (CHRP™) System Standard I/O Devices;
25 hardware registers, register locations, and hardware attributes.
26

27 [5] *Open Firmware Recommended Practice: Generic Names.*
28

29 [6] *PowerPC Microprocessor Common Hardware Reference Platform binding to: IEEE Std 1275-1994,*
30 *Standard for Boot (Initialization, Configuration) Firmware.*
31

32 **4. Definition of Terms**

33 **5. Device Characteristics (Informative)**

34 The Video Graphics Array (VGA) function includes a video buffer, a video digital-to-analog converter (DAC), a
35 CRT controller, a sequencer unit, a graphics controller, and an attribute controller.
36

37 *Video memory* (buffer) consists of at least 256KB; its use and mapping depend on the mode selected. It is
38 configured as four 64KB memory maps:
39

40 The *video DAC* contains the color palette that is used to convert the video data into the video signal that is sent
41 to the display. Three analog signals (red, green, and blue) are output from the DAC.
42

43 The *CRT controller* generates horizontal and vertical synchronization signal timings, addressing for the
44 regenerative buffer, cursor and underline timings, and refresh addressing for the video memory.
45

46 The *sequencer* generates basic memory timings for the video memory and the character clock for controlling
47 regenerative buffer fetches. It allows the system to access memory during active display intervals by periodically
48 inserting dedicated system microprocessor memory cycles between the display memory cycles. Map mask
49 registers in the sequencer are available to protect entire memory maps from being changed.
50

51 The *graphics controller* is the interface between the video memory and the attribute controller during active
52 display times, and between video memory and the system microprocessor during memory accesses.
53
54

1 During active display times, memory data is latched and sent to the attribute controller. In graphics modes, the
 2 memory data is converted from parallel to serial bit-plane data before being sent; in alphanumeric modes, the
 3 parallel attribute data is sent.

4 During system accesses of video memory, the graphics controller can perform logical operations on the memory
 5 data before it reaches video memory or the system data bus. These logical operations are composed of four
 6 logical write modes and two logical read modes. The logical operators allow enhanced operations, such as a
 7 color compare in the read mode, individual bit masking during write modes, internal 32-bit writes in a single
 8 memory cycle, and writing to the display buffer on non-byte boundaries.

9
 10 The *attribute controller* takes in data from video memory through the graphics controller and formats it for
 11 display. Attribute data in alphanumeric mode and serialized bit-plane data in graphics mode are converted to an
 12 8-bit color value. Each color value is selected from an internal color palette of 64 possible colors (except in 256-
 13 color mode). The color value is used as a pointer into the video DAC where it is converted to the analog signals
 14 that drive the display.

16 6. Device-specific Configuration Variables

17 None.

20 7. Device Nodes

23 7.1. Properties

24 As specified in [1], [3] and [6], with the following additions or modifications.

27 7.1.1. Open Firmware-defined Properties for Device Nodes

28 **"name"** **S**

29 Standard *property name*, specifies the generic name of the device.

31 The meaning of this property is as defined in Open Firmware core document [1], as modified by the
 32 *Generic Names Recommended Practice* [5]. The value for nodes described by this specification shall be
 33 "display".

34 **"device_type"** **S**

35 Standard *property name* to define the device's implemented interface.

37 The meaning of this property is as defined in the Open Firmware core document [1]. The value for nodes
 38 described by this specification shall be "display".

39 **"compatible"** **S**

40 Standard *property name*, specifies device names with which this device is compatible.

42 The meaning of this property is as defined in Open Firmware, as modified by the *Generic Names*
 43 *Recommended Practice* [5]. As described in those documents, the entries are a list of device names with
 44 which this device is compatible, starting with the name of the device itself and progressing through
 45 successively less precise and possibly less functional compatible devices.

46 The value of this property shall include "pnpPNP,900".

47 Additional entries may be supplied, at their appropriate position in the list, to describe devices with which
 48 this device is compatible.

49
 50 If the device is on the PCI bus, the value of the compatible property shall also include, prior to
 51 "pnpPNP,900", an entry identifying the chip that is directly connected to the PCI bus, in the form defined
 52 by the PCI Open Firmware binding [3], and, if possible, prior to the PCI chip identifying entry, an entry
 53 identifying the overall board design. The chip identity itself is often insufficient to describe the complete
 54 device programming model, because of the presence of other programmable components such as a color
 lookup tables and clock generators.

A device which specifies that it is compatible with this device is indicating that it will operate in a VGA compatible mode as explained in [4].

“reg”

S

Standard *property name* to define the package's registers.

The meaning of this property is as defined in the Open Firmware core document [1]. It describes the device's register set. The values which shall be assigned to this property are explained in the *PCI binding*[3] and the *I/O Device Reference*[4]

7.1.2. Device-specific Properties for Device Nodes

None.

7.2. Methods

7.2.1. Open Firmware-defined Methods for Device Nodes

As specified in [1], without addition or modification.

7.2.1.1. Device Arguments for “Open” Method

As specified in [1], without addition or modification.

7.2.2. Device-specific Methods for Device Nodes

None.

8. User Interface Commands

8.1. Open Firmware-defined User Interface Commands

None.

8.2. Device-specific User Interface Commands

None.

9. Device State

9.1. Device State When Client is Started

For devices not selected as Open Firmware's “ console input device” or “ console output device” device, most of the initial state is typically undefined.

For devices which are selected as Open Firmware's “ console input device” or “ console output device” device, the device shall be initialized appropriately for the device to which it is attached.

Refer to [4] for more information on the state of this device when the client is started.

9.2. Device State Required When Client Calls Open Firmware

For devices not selected as Open Firmware's “ console input device” or “ console output device” device, there is no requirement.

For devices selected as Open Firmware's “ console input device” or “ console output device” device, the state should be unmodified from the initial state on client start-up.

1 **Note: If the device is in a different state when the client calls Open Firmware, unpredictable**
2 **behavior may result if Open Firmware accepts input or generates output. Clients**
3 **changing the device state should either restore the original state before calling Open Firm-**
4 **ware or should avoid using Open Firmware features requiring user interaction. Changing**
5 **the device state is likely to render Open Firmware unusable for debugging purposes.**

6 **10. Other Commentary**

7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54